A Novel High Performance Dual Threshold Voltage Domino Logic Employing Stacked Transistors
نویسندگان
چکیده
منابع مشابه
Dual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constraint
We introduce a new dual threshold voltage technique for domino logic. Since domino logic is much more sensitive to noise, noise margins have to be taken into account when applying dual threshold voltages to domino logic. To guarantee the signal integrity in domino logic, we carefully consider the effect of transistor sizing and threshold voltage selection. For optimal design, tradeoffs need to ...
متن کاملDomino logic with variable threshold voltage keeper
A variable threshold voltage keeper circuit technique is proposed for simultaneous power reduction and speed enhancement of domino logic circuits. The threshold voltage of a keeper transistor is dynamically modified during circuit operation to reduce contention current without sacrificing noise immunity. The variable threshold voltage keeper circuit technique enhances circuit evaluation speed b...
متن کاملAdaptive Gate-Level Voltage Scaling Using Dual Voltage Domino Logic
Power consumption is a growing problem in modern digital design, and due to the quadratic relationship between power consumption and supply voltage, significant low-power research has focused on reducing the supply voltage. Adaptive gate-level voltage scaling (AGVS) is a novel design technique which dynamically adjusts the supply voltage at the gate-level to maximize energy efficiency. We propo...
متن کاملA Novel Technique for Power Optimization in Dual Threshold Footerless Domino Logic Circuit
--In this paper, we proposed a new dual threshold circuit technique for reduction of subthreshold and static power dissipation. When the scaling down technology the threshold voltage takes place, due to increasing the leakage current. In this method, n-type and ptype transistor are introduced between the pull up and pull down network, the gateof inserting transistors is connected to the respect...
متن کاملA Novel Power Reduction Technique for Dual-threshold Domino Logic in Sub-65nm Technology
A novel technique for dualthreshold is proposed and examined with inputs and clock signals combination in 65nm dualthreshold footerless domino circuit for reduced leakage current. In this technique a p-type and an n-type leakage controlled transistor (LCTs) are introduced between the pull-up and pull-down network and the gate of one is controlled by the source of the other. A high-threshold tra...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2013
ISSN: 0975-8887
DOI: 10.5120/13393-1035